Abstract-In this paper, we propose and investigate the high-performance and low-power design space of nonhysteretic negative capacitance (NC) MOSFETs for the 14-nm node based on the calibrated simulations using an experimental gate-stack with PZT ferroelectric to obtain the NC effect. All necessary parameters are extracted by carefully characterizing experimentally fabricated ferroelectric capacitors, to ensure realistic simulation results. The ferroelectric thickness obtained by the proposed approach leads to the maximum enhancement in the nonhysteretic operation of NC transistors. We report a clear and significant double improvement in: 1) subthreshold swing and 2) gate overdrive, using the NC effect. Simulations using Silvaco TCAD coupled with a realistic Landau model of ferroelectrics demonstrates that a 14-nm node ultrathin body and box fully depleted silicon-on-insulator FET can operate at 0.26 V instead of 0.9 V gate voltage using the NC effect, with an average subthreshold swing of 55 mV/decade at room temperature. The double-gate structure is proposed to overcome the large mismatch between the ferroelectric and MOS capacitor to enhance the NC effect and reduce the ferroelectric's optimized thickness. A 14-nm node double-gate negative capacitance FET can operate at 0.24 V gate voltage with an average subthreshold swing of 45 mV/decade.
I. INTRODUCTION

C
ONVENTIONAL device scaling, which can lead to the increase in both the switching speed and the number density of MOSFETs under reasonable power consumption, had been the main guiding principle of the MOS-device engineering over these past years. However, under the sub-100-nm regime, the conventional device scaling has confronted the difficulty that the three fundamental indices associated with A. Saeidi, I. Stolichnov, and A. M. Ionescu are with the Laboratory of Micro and Nano-electronic Devices, École Polytechnique Fédérale de Lausanne, 1015 Lausanne, Switzerland (e-mail: ali.saeidi@epfl.ch; igor.stolitchnov@epfl.ch; adrian.ionescu@epfl.ch).
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the MOSFET performance, ON-current, power consumption, and short-channel effects have the tradeoff relationship with each other, owing to several physical and essential limitations directly related to the device miniaturization [1] . The power dissipation would be lowered significantly if FETs could be operated at lower gate voltages, which is in contrast with having high ON-current. In that pursuit, it was proposed that the minimum voltage requirement could be overcome if the ordinary gate oxide could be replaced by another stack that provides an effective negative capacitance (NC) [2] , [3] .
For an MOSFET, a negative capacitor in the gate-stack can make the total capacitance, looking into the gate, larger than the classical MOS capacitance. Thus, to induce the same amount of charge in the channel, one would require a smaller voltage than what would be needed classically. It is well established that ferroelectric materials can provide NC in a certain range of polarization (around P = 0). By putting a dielectric capacitor (DE) of proper capacitance in series with the ferroelectric capacitor (FE), the FE can be biased in the NC state, and the FE-DE capacitance will be larger than that of the constituent DE capacitor [4] - [6] . The operation principle of negative capacitance FETs (NCFETs) has been theoretically investigated [7] - [10] . However, previous research studies related to the operation mechanism of NCFETs have some limitations. The previous findings of device performance investigations have been obtained considering either the analytical approach [9] - [11] or numerical simulations [12] , [13] to study the device performance. Moreover, the presented approaches are not valid in advanced technology nodes, since they are not including shortchannel and quantum mechanical effects. Those effects modify the charge distribution and electrostatic profile along the channel. The capacitance matching condition directly depends on the charge distribution, which defines the MOS capacitance (MOS capacitance is the series combination of the oxide and the silicon capacitances). In this paper, we combine both numerical simulations and analytical models to have a detailed study of nanoscale NCFETs. We design and explore the electrical properties of the 14-nm node (20-nm physical gate length) ultrathin body and box fully depleted silicon on insulator (UTBB FDSOI) and double-gate (DG) NCFETs. The 2-D electrostatic effects that are expected to be pronounced in short devices are justified by averaging of the electrostatic 0018-9383 © 2016 EU fields in the metallic intermediate layer [2] . This intermediate metallic film provides the uniform electrostatic field inside the ferroelectric layer and makes us eligible to model the ferroelectric dielectric with the 1-D Landau model. We also propose and examine a practical design guideline to have the maximum enhancement in the nonhysteretic operation of NCFETs [14] . We found that the NC not only improves the subthreshold slope (SS) but also increases the overdrive voltage significantly. Finally, we propose the DG-NCFET to overcome the large mismatch between the MOS and FE capacitor and pin the MOS capacitance in a relatively large value, which improves the NC amplification effect and reduces the optimized thickness of the ferroelectric to have the maximum enhancement in the nonhysteretic operation of the device [14] .
The single and DG FeFET schematics, including a simple capacitance model and the transfer characteristic of the NCFET versus the conventional MOSFET, are shown in Fig. 1 . Simulation results have been obtained combining the Silvaco TCAD commercial simulator [15] with Landau's theory of ferroelectrics. Results are reported for the devices at the state of the art of the technology, 14-nm CMOS node UTBB FDSOI-FET [16] and DG-MOSFET with the same physical gate length. PZT is used as the gate ferroelectric, and Landau parameters are extracted by characterizing experimentally fabricated FE capacitor.
II. SIMULATION METHOD AND DEVICE STRUCTURE
The device schematics of the UTBB FDSOI-NCFET and the DG-NCFET are presented in Fig. 1(a) , where the gate-stack of a conventional MOSFET is replaced by a stack of a linear and a ferroelectric dielectric. An intermediate metallic film is considered between the linear and ferroelectric dielectrics, which is chosen following the experimental results [2] . This layer averages out the nonuniform potential profile along the channel as well as any charge nonuniformity coming from the domain formation in the ferroelectric that makes the possibility to model the FE with the 1-D Landau approach even in nanoscale devices. Ferroelectric NC transistors with the metal-ferroelectric-metal-insulatorssemiconductor (MFMIS) structure cannot be simulated even with the state-of-the-art device simulators. The device can be considered as a series combination of a FE capacitor and a conventional MOSFET without imposing any boundary condition due to the presence of the intermediate layer.
In this paper, the device performance of an MFMIS structure is numerically calculated by combining the Silvaco Atlas commercial simulator with the Landau-Khalatnikov (L-K) theory of ferroelectrics [3] , [17] .
According to the L-K equation, in the vicinity of a phase transition, the Gibbs free energy density (U ) of the ferroelectric layer can be expanded in the powers of the polarization (P)
where α, β, and γ are material dependent constants (Landau parameters), t f is the ferroelectric film thickness, V f is the applied voltage across the ferroelectric layer, and Q is the electrical charge of the FE. The equilibrium state of the ferroelectric layer is determined by finding the minima of U , where we have
The Q-V f relationship for the ferroelectric layer can be obtained as
Considering the presented structure in Fig. 1 , (3) can be written as
where V gate is the applied gate voltage and V gate(eff) is the intermediate contact potential. The left-hand side of (4) corresponds the voltage drop across the ferroelectric film, and its right-hand side represents the charge characteristic of an FE. The MFMIS structure can be assumed as a series combination of a FE capacitor and a regular MOSFET. The 2-D electrostatics for the MOSFET has been carried out by mean of a Silvaco TCAD commercial simulator considering the nonlocal path band-to-band model, standard Shockley-Reed-Hall recombination, drift-diffusion model, and quantum mechanical model. The analysis of the regular MOS part of the device can be simulated independently without imposing any boundary condition due to the presence of the metallic intermediate layer between the ferroelectric and linear dielectrics. Moreover, the potential is the same at any grid point of this intermediate layer and makes the possibility to model the ferroelectric film with the 1-D Landau approach. This 2-D hybrid electrostatics for the MOSFET and 1-D Landau model are solved selfconsistently to simulate the NCFET [6] .
PZT is used as the gate ferroelectric due to its numerous advantages like reliability, having a sufficient polarization value even in thin films, high dielectric constant, and most importantly its nanosecond polarization reversal [18] . However, PZT is employed not only for its technological advantages but also for its robust properties regarding the film thickness variation. The ferroelectric properties mostly change regarding the film thickness [19] . However, no considerable variation was observed in the PZT properties for the films having a thickness below 100 nm. In order to obtain realistic simulation results for the FeFET operation, we used experimentally extracted Landau parameters of the PZT thin film. In that pursuit, 46 nm of PZT with 43/57 (Zr/Ti) ratio is deposited on a stack of TiO 2 (2 nm)/Pt(100 nm)/TiO 2 /Ti/SiO 2 /Si by employing the sputtering technique. Pt top electrode is deposited by room temperature sputtering and patterned by shadow masking.
Electrical and physical characterization of the fabricated PZT thin film are shown in Fig. 2 . The coercive field (E c ), remanent (P r ), and saturation polarizations (P s ) are extracted from the polarization-voltage hysteresis loop [ Fig. 2(a) ] by averaging the value of the positive and negative going branches of the diagram. The PZT coercive field, remanent, and saturation polarization are 260kV/cm, 30.2 μC/cm 2 , and 70.3 μC/cm 2 , respectively. XRD-2 theta profile [ Fig. 2(b) ] and SEM analysis [ Fig. 2(c) ] of the PZT thin film indicate that the film is polycrystalline and textured 111-oriented, which is the most common orientation in PZT.
Landau coefficients (α, β, and γ ) are determined based on the presented approach in [20] and employing the experimentally extracted values of the coercive field, remanent polarization, and saturation polarization. The PZT ferroelectric thin-film Landau parameters are calculated as follows: α = −13.5 × 10 7 , β = 3.05 × 10 8 , and γ = −2.11 × 10 7 (SI unit) at room temperature. It is well known that PZT properties alter regarding the Zr/Ti ratio, doping concentration, and the process temperature [21] - [24] . However, considering the Landau equation, the charge-voltage characteristic of the ferroelectric capacitors also depends on the layer thickness that can compensate the Landau parameters variation. Although using a different ferroelectric material changes the NCFET behavior; however, using different thicknesses of the material can provide almost the same transfer characteristic. Therefore, we use the experimentally extracted Landau coefficients of a specific PZT capacitor, highlighting the fact that the operation principle of the device would be the same for different ferroelectrics.
III. UTBB FDSOI-NCFET
In this section, we focused on a 14-nm CMOS node high-performance UTBB FDSOI nMOSFET as our reference device [16] . The device nominal gate length is 20 nm, while each spacer has 3 nm width. The channel, BOX, and the gate equivalent oxide thickness are 6, 25, and 0.9 nm, respectively. The channel is undoped (1 × 10 15 cm −3 ) and the source and drain doping level is >5 × 10 20 cm 3 to achieve low external resistance. The supply voltage is 0.9 V, the drain saturation current (at V drain = V dd ) is 1.12 mA/μm, and the leakage current is below 100 nA/μm. The source contact is grounded, and the back gate (substrate) contact is used to adjust the threshold voltage.
The signature of the operation in the nonhysteretic NC region is a single-valued gate capacitance characteristic (single-valued drain current or surface potential transfer characteristic). In Fig. 3(a) and (c), the blue curves indicate the nonhysteretic operation of the FeFET.
The key to the NC effect is that the negative differential capacitance of the ferroelectric (C FE < 0) compensates the positive capacitance (C MOS ) in the device, such that the resulting gate capacitance C gate = (C −1
MOS ) −1 can be made larger than C MOS and boosts the surface potential [25] . The FE capacitor is effectively a negative one as the slope of the Q-V (P-E) characteristic of ferroelectric materials is negative around the origin.
The negative slope of the ferroelectric charge diagram is unstable and exhibit hysteretic jumps in charge (polarization). However, it has been shown that if the FE capacitor is placed Fig. 3 . UTBB FDSOI NCFET, the nominal channel length is 20 nm, the channel doping is 1 × 10 15 cm −3 , the linear dielectric EOT is 0.9 nm, the drain voltage is 0.9 V, the BOX thickness is 25 nm, the OFF-current level is below 100 nA/μm, the saturation current for the reference device is 1.12 mA/μm (where V drain = V dd ), and different thicknesses of PZT is used as the gate ferroelectric. in series with a positive capacitor, the NC segment can be effectively stabilized and provide voltage amplification [2] , [6] . As long as the total capacitance of the structure is positive, the system behaves like a positive capacitor with a value larger than both C MOS and C FE . The electrical properties of the 14-nm node UTBB FDSOI-NCFET is shown in Fig. 3 . Results are presented for sweeping the PZT thickness from 20 to 100 nm. As a general rule, high-t f values (where t f is the ferroelectric thickness) give rise to the hysteretic behavior [red curves in Fig. 3(a) and (c) ]. Reducing t f , hysteresis disappears, and voltage amplification can be reached. For low t f values, the stepup conversion capability vanishes [10] , [12] . As a consequence of these constraints, a key parameter of the device design is to properly tune t f . The optimized thickness of the ferroelectric for NCFETs provides the maximum enhancement, while the transfer characteristic of the device is still single valued. In our case, 75 nm of PZT provides the highest improvement before the device operation gets hysteretic. The transconductance improvement in nonhysteretic devices is shown in Fig. 3(b) where the transconductance peak is boosted more than ten times of its original value.
The unique signature of the NC effect in an MFIS (or MFMIS) structure is providing surface potential derivative greater than 1 [ Fig. 3(c) ]. The partial of the gate voltage regarding the surface potential can be written as
that illustrates how the ferroelectric NC can provide voltage amplification and surface potential derivative greater than 1. One of the most important parameters of switching devices is how steep they can switch from the OFF-state to the ON-state. It is known that due to the Boltzmann thermal limit, the maximum slope of the OFF to ON transition in conventional MOSFET devices cannot be less than 60 mV/decade. It has been reported that the stepup conversion in ferroelectric devices can be utilized to reduce the SS [6] . Simulation results (Fig. 3) demonstrate that the NC amplification starts in the subthreshold region and continues up to the overdrive region. This property can be used to increase the I ON /I OFF figure of merit for a prescribed supply voltage or reducing the required Average SS (left y-axis) and the transconductance peak (right y-axis) with respect to the ferroelectric thickness for a 14-nm UTBB FDSOI-NCFET. The average SS below 60 mV/decade and the Max(G m ) higher than 25 mS/μm is obtained using 75 nm of PZT.
supply voltage for an arbitrary output current. The SS and overdrive voltage can be expressed as
where V OD , V gate , and V TH are the overdrive voltage, the gate voltage, and the device threshold voltage, respectively. The ferroelectric dielectric causes gate voltage amplification (in both subthreshold and overdrive regions) and threshold voltage reduction and reduce the required gate voltage sustaining the same level of the output current significantly. The average SS and the maximum of the transconductance regarding the ferroelectric thickness are shown in Fig. 4 . The average SS is calculated from zero gate voltage to the threshold voltage representing the effect of both overdrive and subthreshold swing enhancement. The average SS is reduced from 100 mV/decade (reference device) down to 55 mV/decade and the maximum of the transconductance [Max(G m )] is increased from 2.2 up to 25.3 mS/μm employing 75 nm of PZT as the gate ferroelectric. The gate voltage reduction ( V dd ) and the maximum of the surface potential derivative is shown in Fig. 5 where the surface potential derivative greater than 7 and up to 72% gate voltage reduction is obtained due to the NC effect. The The surface potential derivative, which is below 1 in conventional MOSFETs, can be increased up to 7 using 75 nm of PZT. Due to the subthreshold swing and the overdrive enhancement caused by the NC effect, the gate voltage can be reduced up to 72% with the same level of the output current (1.12 mA/μm).
14-nm node UTBB FDSOI-NCFET using 75 nm of PZT as the ferroelectric dielectric can operate at 0.26 V instead of 0.9 V gate voltage providing the same I ON /I OFF figure of merit.
IV. DOUBLE-GATE NCFET
One may consider the NCFET as a conventional transistor with an added amplifier. Considering a simple capacitance model [ Fig. 1(a) ], the amplification factor of the NC effect can be expressed as
In order to obtain a meaningful enhancement (large β), the magnitude of the ferroelectric NC (|C FE |) and the MOS capacitor (C MOS ) needs to be relatively close. However, C MOS is not a constant and varies with the gate voltage; therefore, β is a voltage-dependent parameter. On the other side, to have a nonhysteretic operation, the total capacitance of the gate (C −1
MOS ) needs to be positive in the whole range of the gate voltage (|C FE | should be greater than C OX ). In a conventional single-gate MOSFET with a uniformly doped substrate, the depletion capacitance and, therefore, the MOS capacitance could be much lower than C OX as C MOS is the series combination of the depletion capacitance and the oxide capacitance. Therefore, the amplification factor cannot be significantly larger than 1 over a broad range of the gate voltage.
To have a significant amplification, we have to pin the depletion capacitance in a large value. By employing the FDSOI structure, the depletion depth is anchored to the silicon thickness (6 nm) providing sufficient amplification over a wide range of the gate voltage. However, due to the BOX series capacitance, the MOS capacitance is not fixed in a relatively high value that matches with a small ferroelectric NC. The capacitance of the ferroelectric layer around the origin can be expressed as (1/2)αt f (V f ∼ 2αt f × Q) where the parameter α is negative in ferroelectric materials as the key feature of the upconversion. A relatively low ferroelectric capacitance requires a large t f , which is not appropriate for nanometer scale device fabrication due to the high aspect ratio of the gatestack (20-nm physical gate length with nearly 80 nm height gate-stack).
To reduce the optimized ferroelectric thickness and improve the NC amplification effect at the same time, we propose the DG-NCFET. In the symmetric DG structure, the depletion thickness is pinned to half of the silicon thickness providing a high depletion capacitance. Moreover, in the case of the DG structure, there is no additional series capacitance to reduce the MOS total capacitance (as the BOX capacitance reduces the total C MOS in the UTBB FDSOI-FET).
Here, we designed and simulated a 14-nm CMOS node DG-NCFET. The device nominal gate length, the channel thickness, and the gate equivalent oxide thickness are 20, 6, and 0.9 nm, respectively. Again, we have considered 3 nm width for each spacer. The channel is undoped (1×10 15 cm −3 ) and the source and drain doping level is >5 × 10 20 cm 3 to minimize the series resistance. The supply voltage is 0.9 V, the saturation current (at V drain = V dd ) is 2.1 mA/μm, and the device leakage current is below 10 nA/μm. PZT is considered as the gate ferroelectric. Fig. 6 shows the electrical properties of the DG-NCFET sweeping the PZT thickness. The transform characteristic of the device is shown in Fig. 6(a) where the PZT thickness is varying from 10 to 55 nm. As we discussed in the previous section, increasing the ferroelectric thickness improves the device performance but after a critical thickness the device operation gets hysteretic [red curves in Fig. 6(a) and (c) belong to the hysteretic NCFETs]. The optimized thickness of the PZT for the DG-NCFET is 40 nm where we have the maximum enhancement for the nonhysteretic operation of the device. The transconductance of the nonhysteretic NC devices is compared with the reference DG-MOSFET in Fig. 6(b) (the dashed line indicates the reference MOSFET). The surface potential derivative regarding the gate voltage is depicted in Fig. 6(c) (inset) , where the surface potential derivative greater than 1 is obtained as the key feature of the NC effect in an MFIS structure. Fig. 7 shows the device average SS (left y-axis) and the maximum of the transconductance (right y-axis). The average SS of the device (calculated by considering the device current at the zero gate voltage up to the threshold voltage) that indicates the steepness of the OFF to ON transition is reduced from 84.4 down to 44.6 mV/decade using 40 nm of PZT. The transconductance peak is also enhanced from 4.1 mS/μm (reference DG-MOSFET) to 180 mS/μm. The surface potential derivative regarding the PZT thickness is shown in Fig. 8  (left y-axis) , where the maximum of the surface potential derivative is increased from 0.8 in the reference device up to 24.8 using the ferroelectric optimized thickness. As a result of the significant SS and overdrive enhancement caused by the NC effect, the gate voltage can be reduced without performance reduction. The supply voltage reduction ( V dd ), which is depicted in the right y-axis of Fig. 8 shows that the gate voltage can be lowered down to 0.24 V by integrating 40 nm of PZT into the gate-stack. Besides better electrical properties of the DG-NCFET comparing the single-gate NCFET, the critical thickness of the ferroelectric (PZT in our case) is much lower in the DG device than the UTBB FDSOI-NCFET. The Fig. 6 . 14-nm node DG-NCFET, the nominal channel length is 20 nm, the channel doping is 1 × 10 15 cm −3 , the linear dielectric EOT is 0.9 nm, the drain voltage is 0.9 V, the channel thickness is 6 nm, the OFF-current level is below 10 nA/μm, the saturation current for the reference device is 2.1 mA/μm (where V drain = V dd ), and different thicknesses of PZT is used as the gate ferroelectric. (a) I d -V g characteristic of the reference DG-MOSFET (dashed line) comparing the nonhysteretic (blue curves) and hysteretic (red curves) NC devices transfer characteristic. (b) Transconductance improvement in nonhysteretic NC devices, which is increasing by increasing the ferroelectric thickness. (c) Method by which the surface potential of the MFIS structure is boosted due to the NC effect. Inset: surface potential derivative in nonhysteretic NCFETs, which can be greater than 1 due to the NC effect. Fig. 7 . Average SS (left y-axis) and the transconductance peak (right y-axis) with respect to the ferroelectric thickness for a 14-nm node DG-NCFET. The average SS below 50 mV/decade and the Max(G m ) higher than 180 mS/μm is obtained using 40 nm of PZT. Fig. 8 . Surface potential derivative peak (left y-axis) and the gate voltage reduction (right y-axis) in the case of the 14-nm node DG-NCFET. The surface potential derivative, which is below 1 in conventional MOSFETs, can be increased up to 24 using 40 nm of PZT. Due to the SS and the overdrive enhancement caused by the NC, we can reduce the gate voltage by 73% providing the same level of the output current (2.1 mA/μm).
optimized thickness of the PZT for the DG-NCFET is 40 nm, while it is 75 nm in the case of UTBB FDSOI-NCFET.
V. CONCLUSION
In summary, a new design space for nonhysteretic NC MOSFETs has been proposed and examined on 14-nm CMOS node UTBB FDSOI/DG NCFETs. PZT is used as the gate ferroelectric, and Landau parameters are extracted by characterizing the experimentally fabricated PZT thin films. We have shown that the NC effect leads to both enhanced SS and gate overdrive. It is demonstrated that the 14-nm UTBB FDSOI high-performance MOSFET can operate at 0.26 V gate voltage instead of 0.9 V with less than 100 nA/μm leakage current and 1.21 mA/μm saturation current using 75 nm of PZT as the gate ferroelectric. The device average subthreshold swing is reduced down to 55 mV/decade while the reference device's average SS is 100 mV/decade. It has also been presented that using the DG structure reduces ferroelectric's optimized thickness by pinning the MOS capacitor in a relatively large value. A 14-nm DG-NCFET can operate at 0.24 V gate voltage (instead of 0.9 V) sustaining the same current level (2.1 mA/μm) by integrating 40 nm of PZT into the gatestack. Providing 44.6 mS/μm average SS and 180 mS/μm transconductance peak indicates that the DG-NCFET has a transfer characteristic closer to the ideal switch.
